Logic-timing simulation and the degradation delay modelManuel J. Bellido, Jorge Juan Chico, Manuel Valencia · First published 2005Open the Tome
Integrated Circuit Design. Power and Timing Modeling, Optimization and SimulationBertrand Hochet, Antonio J. Acosta, Manuel J. Bellido · First published 2003Open the Tome